

Docket No.: 4363P004

#17
IDS
4/1/04

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In Re Application of:

Arash Hassibi, et al.

Application No: 09/843,486

Filed: April 25, 2001

For: OPTIMAL SIMULTANEOUS DESIGN
AND FLOORPLANNING OF
INTEGRATED CIRCUIT

Examiner: Quang D. Vu

Art Unit: 2811

Commissioner for Patents
P.O. Box 1450
Alexandria, VA 22313-1450INFORMATION DISCLOSURE STATEMENT UNDER 37 C.F.R. 1.97

In accordance with the duty of disclosure, enclosed is a copy of Information Disclosure Statement by Applicant (form PTO/SB/08), which is being submitted concurrently with the Request for Continuation. It is respectfully requested that the cited information be considered and that the enclosed copy of the PTO/SB/08 be initialed by the Examiner to indicate such consideration and a copy thereof returned to applicant(s).

Match and Return

The submission of this Information Disclosure Statement is not to be construed as a representation that a search has been made in the subject application and is not to be construed as an admission that the information cited in this statement is material to patentability.

Please charge any fees due to Deposit Account 02-2666. A duplicate copy of the Fee Transmittal (PTO/SI/17) is enclosed for this purpose.

Respectfully submitted,

BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN LLP




Date: _____

10/29/03

Robert B. O'Rourke, Reg. No. 46,972

12400 Wilshire Blvd., 7th Floor
Los Angeles, California 90025
(408) 720-8300

I hereby certify that this correspondence is being deposited with the United States Postal Service on the date shown below with sufficient postage as first class mail in an envelope addressed to: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.


Janice Shannon

10/29/2003
10-29-03

Date